

A Modeling Framework for Schedulability Analysis of Distributed Avionics Systems

Pujie Han MARS/VPT Thessaloniki, 20 April 2018







NORTHWESTERN POLYTECHNICAL UNIVERSITY




AALBORG UNIVERSITY






- Integrated Modular Avionics (IMA)
 - One function = Software downloaded to the modules
 - Generic integrated processing modules
 - ARINC-653 partitioning mechanism
 - A unified high-bandwidth network



Distributed Integrated Modular Avionics (DIMA)

- Features [Wang'13 doi:10.1109/dasc.2013.6712647]
 - IMA but distributed intelligence
 - I/O close to actuators and sensors
 - Computation close to actuators and sensors
 - COTS computers and
 I/O units as Modules
 - Separation into integration areas
- More complex schedulability analysis



Classic Schedulability Analysis of IMA Systems

Supply

Demand

Response Time Analysis

Schedulability



- Resource Model
- Task Model

Expressiveness of analytical model

- Limited to simplified system behavior
- Only real-time computation constraints

Conservative assumptions


- Too many "pessimistic" worst case assumptions in modeling phase and response time analysis
- Waste of computation and communication resources
- Timing Anomalies: local worst-case ≠ global worst-case.

- **Related Work by Model Checking**
 - Reachability Analyses of Formal Models
 - Nonschedulability conditions encoded into Error states
 - Advanced Petri Nets, Linear Hybrid Automata (LHA), Timed Automata (TA), Stopwatch Automata (SWA)
 - Expressive to express more complex behavior
 - State space explosion
 - Compositional Analyses
 - Exploit the nature of temporal isolation of partitions
 - Reduce the complexity of reachability analyses.

- **Formal Models in Related Work**
 - Advanced Petri Nets
 - Coloured Petri Nets , Scheduling Time Petri Nets
 (Scheduling-TPNs) , preemptive Time Petri Nets (pTPN)
 - Linear Hybrid Automata, LHA
 - Expressive, but its reachability is undecidable
 - Timed Automata, TA
 - Simplified LHA , the complexity of reachability is
 PSPACE-complete
 - Stopwatch Automata, SWA
 - TA + Stopwatches, effective in modeling preemption.

Isolated computation and communication analysis


- System=Computer modules + Their underlying network
 - Independent hierarchical scheduling systems
 - Network delay in the worst case.
 - Challenges
 - Interactions between avionics computers are increasing
 - Each subsystem can be distributed across the whole aircraft
 - Network delay cannot be ignored in schedulability analysis
 - All communications are integrated into a unified network.



A DIMA Core System

• We consider such a DIMA core system:


- ARINC-653 processing modules
- A unified AFDX network
- Two-level hierarchical scheduling
- Concrete task behavior
- Task synchronization
- Inter-partition communication via ARINC-653 ports





Schedulability Properties

• Deadline of each real-time task



The framework covers:

- Modeling in UPPAAL
 - Stopwatch Automata

ARINC-653 hierarchical scheduling Multiple real-time task types Resource sharing Inter-partition communications AFDX / FC-AE network


- Cover the major features of a DIMA core system
- **Global View**

SMC, a simulation-based approach, avoid an exhaustive search of the state-space.

- Includes computation and communication.
- Alleviating the State Space Explosion
 - Combination of classic and statistical model checking
 - Compositional Method.

Verify different parts of the system **separately**, conclude about the **whole** system.

Main Procedure of the Schedulability Analysis



- Encoding system into UPPAAL SWA models
- Fast falsification by UPPAAL SMC
- Strict schedulability verification by UPPAAL classic MC
- Refinement of the system configuration.

- Schedulability testing in UPPAAL SMC
 - Cannot guarantee schedulability but can quickly falsify non-schedulable schemes.
 - Hypothesis testing:


Pr[<= M](<> ErrorLocation) <= θ

- Schedulability Verification in Classic UPPAAL
 - Guarantee schedulability but face state-space explosion.
 - Safety property:


A[] not ErrorLocation

Global Analysis

Applied to the system with small size (Normally < 10 tasks)</p>




Global and Compositional Analysis




Check each partition including its environment individually


Combine local results to derive the global property.

How to decouple communication dependency from other partitions?



Assume-Guarantee Reasoning (MeTRiD Workshop)






Overview of Modeling Framework

UDDA4

15




- Scheduling layer
 - PartitionScheduler
 - TaskScheduler
- Task layer
 - PeriodicTask
 - SporadicTask
- Communication layer
 - IPTx, IPRx
 - VLinkTx, VLinkRx



Scheduling Layer


PartitionScheduler



Scheduling Layer

17

TaskScheduler






Task Types

- Periodic Task
 - Periodic scheduling : t = Period
- **Aperiodic Task**
 - Event-Triggered (ET) : \exists e in E: e $\neq \emptyset$
- Sporadic Task
 - ET with a minimum separation : $t \ge Period \land \exists e in E: e \neq \emptyset$
- Timed Task
 - Event & Time-out Triggered : \exists e in E: e $\neq \emptyset \lor$ t = Period

Abstract Task Instructions

- ■COMPUTE: Pure computation instruction
- LOCK: Attempts to acquire a mutual exclusion lock
- UNLOCK: Releases a lock and resume blocked tasks
- DELAY: Make a task suspended for a specified time
- SEND / RECEIVE: I/O among different partitions
- END: Accomplishment of the current job.


Example: Instruction Branches




20


Communication Layer

Example: VLTx



Communication Layer






Object Avionics System

Statistics of This Avionics System

- 3 Core Processing Modules
- 5 ARINC-653 Partitions
- 18 periodic tasks and 4 sporadic tasks
- 4 AFDX Virtual Links
- 2 Sampling Ports and 2 Queuing Ports



Workload

							Execution Chunks			
No.	Task	Release	Offset	Jitter	Deadline	Priority	Time	Mutex	Output	Input
	Tsk ₁	[25,25]	2	0	25	2	[0.8,1.3]	-	-	-
							[0.1,0.2]	-	-	-
<i>P</i> ₁	Tsk_2^I	[50,50]	3	0	50	3	[0.2,0.4]	-	Msg_1	-
	Tsk_3^I	[50,50]	3	0	50	4	[2.7,4.2]	-	-	-
	Tsk_4^1	[50,50]	0	0	50	5	[0.1,0.2]	Mux_1^1	-	-
	Tsk_5^l	[120,∞)	0	0	120	6	[0.6,0.9]	-	-	-
	-	(120,17)					[0.1,0.2]	Mux	-	-
	Tsk_I^2	[50,50]	0	0.5	50	2	[1.9,3.0]	-	-	-
P ₂	Tsk_2^2	[50,50]	2	0	50	3	[0.7,1.1]	-	Msg ₂	-
P_2	Tsk_3^2	[100,100]	0	0	100	4	[0.1,0.2]	Mux_1^2	-	-
	Tsk_{A}^{2}	[100,∞)	10	0	100	5	[0.8,1.3]	-	-	-
	13.4	[100,00)					[0.2,0.3]	Mux_1^2	-	-
	Tsk_{1}^{3}	[25,25]	0	0.5	25	2	[0.5,0.8]	-	-	Msg ₁
	Tsk_2^3	[50,50]		0	50	3	[0.7,1.1]	-	-	Msg ₂
P ₃	Tsk_3^3	[50,50]	0	0	50	4	[1.0,1.6]	-	-	Msg ₃
	Tsk_{4}^{3}	[100 m)	11	0	100	5	[0.7,1.0]	-	-	-
	1364	[100,~)		v	100	5	[0.1,0.3]	-	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-
	Tsk ⁴	[25,25]	3	0.2	25	2	[0.7,1.2]	-	-	-
	Tsk_2^4	[50,50]	5	0	50	3	[1.2,1.9]	-	Msg ₃	Msg ₁
P4	Tsk_3^4	[50,50]	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	50	4	[0.1,0.2]	-	-	Msg ₄	
	Tsk_4^4	[100,100]			100	5	[0.7,1.1]	-	-	-
	Tsk_5^4	[200,200]	13	0	200	6	[3.7,5.8]	-	-	-
P5	Tsk ⁵	[50,50]	0	0.3	50	1	[0.7,1.1]	-	-	Msg ₁
	Tsk_2^3	[50,50]	2	0	50	2	[1.2,1.9]	-	Msg ₄	Msg ₂
	Tsk_3^5	[200,200]	0	0	200	3	[0.4,0.6]	-	-	-
							[0.2,0.3]	Mux_1^5	-	-
	Tsk ₄ ⁵	[200,∞)	14	0	200	4	[1.4,2.2]	-	-	-
							[0.1,0.2]	Mux_1^5	-	-

Global analysis 22 task processes

VS

Compositional analysis ≤ 5 task processes


Source: 2013 Carnevali, Pinzuti & Vicario, Compositional verification for hierarchical scheduling of real-time systems.

2009 Easwaran, Lee, Sokolsky & Vestal, A compositional scheduling framework for digital avionics systems

Partition Schedule



To make a comparison, keep the temporal order of the schedule in [2013 Carnevali] and [2009 Easwaran].



Message	Length	VL	BAG	L_{max}	Source	Destinations
Msg_1	306	V_1	8	200	P_1	P_3, P_4, P_5
Msg_2	953	V_2	16	1000	P_2	P_{3}, P_{5}
Msg_3	453	V_3	32	500	P_4	P_3
Msg_4	153	V_4	32	200	P_5	P_4


Experiment Results


The Experiment Results (Result), Execution Time (Time/sec.) and Memory Usage (Mem/MB)

	Μ	IC	SMC			
No.	Result	Time	Mem	Result	Time	Mem
P_1	Yes	7.35	141			
P_2	Yes	1.02	45	$\langle \rangle$		
P_3	Maynot	57.84	563	No	2.67	53
P_4	Yes	0.83	45			
P_5	Yes	33.27	526			

Experiment

A Counter Example





This Framework:

- Modeling DIMA systems in UPPAAL
- Modeling and analysis in global view
- Combination of classic and statistical model checking
- Application of compositional method.

Future Work:

- Optimization of scheduling configuration
- Health management.





谢谢聆听!

Thanks for listening !

